High performance Si/Si(1-x)Gex resonant tunneling diodes by See, P. et al.
182 IEEE ELECTRON DEVICE LETTERS, VOL. 22, NO. 4, APRIL 2001
High Performance Si/Si1 xGex Resonant Tunneling
Diodes
P. See, Member, IEEE, D. J. Paul, Member, IEEE, B. Holländer, Member, IEEE, S. Mantl, Member, IEEE,
I. V. Zozoulenko, Member, IEEE, and K.-F. Berggren, Member, IEEE
Abstract—Resonant tunneling diodes (RTDs) with strained
i–Si0 4Ge0 6 potential barriers and a strained i–Si quantum well,
all on a relaxed Si0 8Ge0 2 virtual substrate were successfully
grown by ultra high vacuum compatible chemical vapor deposi-
tion and fabricated using standard Si processing methods. A large
peak to valley current ratio of 2.9 and a peak current density of
4.3 kA/cm2 at room temperature were recorded from pulsed and
continuous dc current-voltage measurements, the highest reported
values to date for Si/Si1 Ge RTDs. These dc figures of merit
and material system render such structures suitable and highly
compatible with present high speed and low power Si/Si1 Ge
heterojunction field effect transistor based integrated circuits.
Index Terms—Germanium, resonant tunneling diodes, silicon,
strain.
I. INTRODUCTION
RESONANT tunneling diodes (RTDs) [1] are promisingband gap engineered heterostructures that can operate
over the wide temperature range of commercial integrated
circuits (ICs), with reproducible and reliable characteristics
comparable to that of current transistor technologies [2]. These
quantum devices possess a distinctive negative differential
conductance (NDC) feature in its current–voltage ( – ) trace
that can be exploited for various electronic circuit functions
[2], [3]. Large scale integration of RTDs with heterojunction
field effect transistors (HFETs) have been demonstrated in
III–V compound semiconductors [2] [3]. Such a hybrid on-chip
system is proven to reduce component count while simulta-
neously achieving low power dissipation and high speed in
memory and logic circuit applications.
Since the microelectronics industry evolves around Si com-
plementary metal-oxide-semiconductor (CMOS) technology, it
is of great interest if these RTDs can be realized on a compatible
Group IV material system, in particular using Si/Si Ge . Un-
fortunately, such attempts have been less than successful due to
a lack of high performance Si-based RTDs. At present, the best
room temperature dc figures of merit that have been recorded
for double barrier single well Si/Si Ge electron RTDs are a
peak current density ( ) of 5.0 kA/cm [4] and a peak to valley
current ratio (PVCR) of 1.2 [5].
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Even more impressive dc characteristics have been reported
for Group IV Esaki diodes, e.g., kA/cm with PVCR
in a Si/Si Ge p -i–n interband RTD [6] and
kA/cm with PVCR for an all Si-tunnel diode [7].
However, there are potentially some technological difficulties
associated with the incorporation of such devices into standard
CMOS ICs. For instance, these structures can only be formed
by low temperature molecular beam epitaxy and require a very
tight control of a precise delta-doped epilayer [7]. Post-growth
thermal annealing at a specific temperature is then necessary for
dopant activation. The thermal budget for current CMOS ICs
will result in problems with dopant segregation and diffusion
that will significantly reduce the dc performance [7].
In this letter, a Si/Si Ge RTD with strained i– Si Ge
potential barriers and a strained i–Si quantum well, all grown
on a relaxed Si Ge virtual substrate where , is pro-
posed and demonstrated. Vastly improved dc figures of merit at
room temperature can be observed. Details on the wafer struc-
ture, growth, sample fabrication, and experimental dc – char-
acteristics are presented. Such a band gap engineered device
can potentially be tailored for compatibility with commercially
available Si/Si Ge HFETs (e.g., from DaimlerChrysler and
AmberWave Systems Corporation).
II. DEVICE STRUCTURE, GROWTH, AND FABRICATION
In the Si/Si Ge material system, the heterojunction
conduction energy band gap height is expected to increase
if the i–Si Ge epilayer on a relaxed Si Ge buffer is
compressively strained, i.e., when [8]. Based on this
fact, a RTD with improved dc performance should be realized
by adopting strained i–Si Ge alloy as potential barriers,
instead of the conventional unstrained approach i.e.,
(Fig. 1) [5]. (Although the effective energy gap seen by the
incident tunneling electrons is much higher if n–Si replaces
the n–Si Ge emitter and collector electrodes, this approach
cannot be feasible due to the limited critical thickness of
strained Si on a relaxed Si Ge virtual substrate.)
Material for the devices was obtained commercially (from
DERA Malvern, UK). Wafers were grown in a cold wall ultra
high vacuum (UHV) compatible chemical vapor deposition
(CVD) system. SiH and GeH gases in a H carrier are
employed to produce the Si Ge alloy whereas AsH is
used for the n–doped electrodes. Deposition commenced with
the formation of a 3 m n–Si Ge strain relaxation buffer,
graded from to 0.2, on a (100) n-type Si substrate. Next,
a 0.9 m thick n–Si Ge collector electrode heavily doped
with As up to cm was grown. The CVD was then
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Fig. 1. Schematic conduction band diagram for a Si/Si Ge RTD with
(a) unstrained (x = y) and (b) strained (x > y) Si Ge alloy potential
barriers on a relaxed Si Ge virtual substrate (assuming a nonequilibrium
flat band approximation i.e., electrostatic effects are neglected).
Fig. 2. High resolution cross-sectional TEM micrograph of the strained
Si/Si Ge RTD wafer grown on a relaxed Si Ge virtual substrate.
interrupted in order to remove excess As on the surface by
an ex situ modified RCA clean [9]. This step was necessary
to circumvent the common problem of dopant segregation
and subsequent upward carrier diffusion in CVD produced
materials [10]. After this process, the wafer was returned to
the growth chamber and the remaining layers were deposited:
10 nm i–Si Ge buffer, 10 nm strained i–Si spacer, 2 nm
i–Si Ge potential barrier, 3 nm strained i–Si quantum well,
2 nm i–Si Ge potential barrier, 10 nm strained i–Si spacer,
50 nm n–Si Ge emitter electrode and a thin 4 nm n–Si cap
(both of these top regions doped with As up to cm ).
Two wafers, each with a Ge concentration and 0.6 in
the tunnel barriers, unstrained and strained, respectively, were
grown.
High resolution cross sectional transmission electron mi-
croscope (TEM) images from different parts of the four inch
wafer indicate that the strained i–Si Ge potential barriers
and strained i–Si quantum well appeared to be extremely flat,
without any noticeable threading dislocation (Fig. 2). Such
micrographs demonstrate that ability of CVD in producing
good quality Si/Si Ge epilayers. Also evident is the Si-rich
regrowth interface [9], a faint but visible line between the
lower tunnel junction and the bottom n–Si Ge collector
electrode. Previous research suggests that this region hardly af-
fected the carrier mobility or the quantum mechanical resonant
tunneling of electrons [4], [9].
Two-terminal devices were fabricated by standard processing
techniques. Various sized square tunnel junction mesas were de-
fined by reactive ion etching (in a CHF and H plasma mix-
ture). Au ohmic contacts with 1% Sb dopants were then de-
posited and annealed (300 s at 150 C and 400 C for the emitter
and collector, respectively).
Fig. 3. Typical two-terminal continuous and pulsed dc J–V characteristics for
a 3030 m and 4040 m lateral tunnel junction area strained Si Ge
potential barrier RTD at room temperature. (Samples biased with respect to the
collector while the emitter remained grounded.)
III. EXPERIMENTAL RESULTS
Pulsed two-terminal dc – characteristics at 1 : 100 mark
space ratio were performed on the RTDs at room temperature
( K). Similar dc behavior can also be obtained by con-
tinuous voltage sweeps, as experimentally measured (Fig. 3).
However, the former technique was adopted to prevent these de-
vices from shorting out as localized heating effects often caused
the lightly annealed shallow emitter metal spiking through the
thin 2 nm Si Ge barriers. Samples were biased with respect
to the collector ohmic contact whilst the emitter electrode re-
mained grounded.
Clear NDC on the – traces for the RTD with strained
i–Si Ge potential barriers were observed in numerous sam-
ples (Fig. 3). In addition, was determined to scale consis-
tently with the lateral tunnel junction area and also indepen-
dent of the bias direction, as indicated by the current density
versus applied voltage plot. Representative characteristics
for different sized devices in the positive regime are depicted,
e.g., m and m (Fig. 3). Similar behavior
was observed in the negative domain. These direct probed RTDs
could not be biased too far beyond the valley point as the emitter
ohmic contact alloy tended to diffuse through the tunnel bar-
riers, thus destroying these samples. Devices with smaller di-
mensions, hence less tunneling current, and a reduced voltage
operation range should solve this problem. Lower peak volt-
ages have been successfully demonstrated on a separate wafer
designed for low power memory applications, with more As
dopants in the emitter and collector electrodes i.e.,
cm and graded i–Si Ge spacers [11]. Near superposition
of the two-terminal – traces also indicates negligible ex-
trinsic ohmic contact resistance. Moreover, it also implies good
material quality, with minimal defect density and threading dis-
location in such relatively large samples, as confirmed by the
TEM micrographs (Fig. 2).
On the other hand, this NDC feature did not occur in the
RTD with unstrained Si Ge alloy barriers. Since both
wafers were nominally identical apart from the Ge composition
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within the tunnel barriers, this result implies that the strain in
the i–Si Ge layer effectively increases the conduction band
gap as predicted theoretically [8], producing a better defined
quasibound quantum well state and hence, the enhanced
resonant tunneling of electrons [1]. This conclusion can be
further supported by the large measured dc figures of merit
e.g., kA/cm and PVCR (Fig. 3), the highest
recorded to date for any Si/Si Ge RTD. These values are
closer to those required for applications such as logic elements
than previous reports of kA/cm and PVCR at
room temperature in devices from a different wafer structure
and composition, with relaxed but thicker 7.5 nm Si Ge
tunnel barriers on matched virtual substrate [5].
An interesting feature in the dc – trace is the absence of
any threshold voltage before the onset of current flow (Fig. 3).
Such a characteristic suggests that the Fermi energy on both
outer sides of the Si Ge potential barriers is matched,
within , with the lowest position in the quasibound quantum
well subband (whereby and are the Boltzmann constant
and temperature, respectively) [4], [5]. Further details on this
trait and the resonant electron tunneling process in such a
Si/Si Ge RTD have been discussed and published else-
where [4]. In this present work, shallow ohmic contacts were
successfully realized compared to the nonannealed Schottky
ones employed previously [4]. Consequently, the improvement
in the PVCR can be attributed to more efficient injection of
tunneling charge carriers and also less nonresonant current
components from thermionic emission and hot electron effects.
IV. CONCLUSION
High dc performance resonant tunneling diodes with strained
Si Ge potential barriers and a strained Si quantum well on
a relaxed Si Ge virtual substrate were successfully grown
by UHV compatible CVD and fabricated using standard Si pro-
cessing methods. A room temperature PVCR of 2.9 and
of 4.3 kA/cm were measured. Both these dc figures of merit
are the highest recorded values published to date in such het-
erostructures and allow large scale on-chip integration with cur-
rent Si/Si Ge HFETs for low power memory and high speed
logic circuits.
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